PHASE I FINAL REPORT

SIMULATION
OF SELECTED DISCRETE NETWORKS

VOLUME THREE

SATURN I-C ENGINE CUTOFF SYSTEM MODEL CONTRACT NAS8-20016

Report No. GD/C DDF 65-005

Prepared by

GENERAL DYNAMICS/CONVAIR

A Division of General Dynamics Corporation
Huntsville, Alabama

for

George C. Marshall Space Flight Center Huntsville, Alabama

October 1965

CONTENTS

Lis	t of I	llustrations	iv
Lis	t of T	Γables	iv
Inti	oduct	ion	vi
Intı	roduct	ion Volume Three	viii
1.	DISC	CRETE NETWORK SIMULATION	3- 1
	1.1	System Model	3- 1
	1.2	Component Activation Time	3- 5
	1.3	DNS Down Translation and Culling Program	3- 7
	1.4	DNS Preprocessor Program	3-10
	1.5	Discrete Network Simulation Program	3-12
	1.6	DNS Preprocessor Editor Program	3-10
2.	SIMU	ULATION OF ENGINE CUTOFF SYSTEM	3-1
	2.1	Engines Running	3-1
	2.2	Engine Cutoff	3-23
	2.3	Incorporating Engineering Changes	3-2
3.	COM	IPONENT MALFUNCTION SIMULATION	3-2
	0 1	Diado Chantad	2_9

	3.2	Relay Contact Failure	3-28
	3.3	Relay Coil Failure	3-32
	3.4	Connector Pin Failure	3-32
	3.5	Start Solenoid Failure	3-32
	3.6	Valve Position Switch Failure	3-32
4.	APP	LICATIONS FOR DISCRETE NETWORK SIMULATION	3-37
	4.1	Logic Display	3-37
	4.2	Test Procedure Checking	3-40
	4.3	Digital Events Evaluator Prediction Analysis	3-40
	4.4	Automated Malfunction Analysis	3-40
Tás	st of A	Appendices	3-43

ILLUSTRATIONS

1.	Figure 3-1	Examples of Down Translation and Culling Program Printout of Variable Activation Time	3-8
2.	Figure 3-2	Example of Down Translation and Culling Program Printout of logic equations	3- 9
3.	Figure 3-3	Example of the three types of Printout of the Preprocessor Program	3-11
4.	Figure 3-4	Example of Discrete Network Simulation Program Printout	3-13
5.	Figure 3-5	Example of Discrete Network Simulation Printout of State List	3-15
6.	Figure 3-6	Example of Preprocessor Editor Printout	3-17
7.	Figure 3-7	Example of composite reproduction of schematics from DNS Programs	3-38
8.	Figure 3-8	Example of simplified schematic from DNS Programs	3-39
		TABLES	
1.	Table 3-I	S1C Networks in DNS Model	3- 2
2.	Table 3-II	Distribution of Variables in DNS Model of S1C Engine Cutoff System	3- 4
3.	Table 3-III	Component Activation Times	3-6

4.	Table 3-IV	Inputs into Static Model to produce All Engines Running Condition	3-19
5.	Table 3-V	Summary of All Engine Running Condition. "1" State List	3-20
6.	Table 3-VI	State List "1" with model in the All Engines Running Configuration	3-21
7.	Table 3 VII	Inputs to All Engine Running State for Thrust Not OK Engine Cutoff	3 - 22
8.	Table 3-VIII	A summary of All Engine Cutoff Condition. "1" State List	3-23
9.	Table 3-IX	State List "1" after Engine Cutoff from Thrust OK Pressure Switches	3-24
10.	Table 3-X	New Equations Written	3-26
11.	Table 3-XI	Summary of Power On, "1" State List	3-28
12.	Table 3-XII	Condensed State List for Power On	3-29
13.	Table 3-XIII	Condensed "1" State List with Power On and Diode 115A3A4CR44 Shorted	3-30
14.	Table 3-XIV	Condensed "1" State Lists with DO 436 Energized and CONT5A7K440J32SQSR Failed	3-31
15.	Table 3-XV	Condensed "1" State Lists with DO 436 Energized and COIL5A7K447J31PPGG Failed	3-33
16.	Table 3-XVI	Condensed "1" State Lists with DO 436 Energized and PIN6A4J10S Failed	3-34
17.	Table 3-XVII	Condensed "1" State Lists with DO 436 Energized and SOLENG1CONTVLVSTART Failed	3-35
18.	Table 3XVIII	Condensed "1" State List with DO 436 Energized and POSSWMAINFUELVLV1ENG1	3-36

INTRODUCTION

The Discrete Network Simulation (DNS) system is based on simulation and analysis techniques developed for the Atlas Weapon System under government and corporate sponsorship. The total technique as applied to the Atlas Weapon System was called FASTI, Fast Access to System Technical Information. This study uses the Discrete Network Simulation portion with a modified version of the documentation and retrieval process. Digital computer programs are used to simulate discrete networks in less than real time. These programs were developed by GD/A and then incorporated into the FASTI system.

The prime purpose of Discrete Network Simulation methodology is to provide a set of analytical tools capable of conducting thorough, accurate and rapid analysis of complex systems. The methodology consists basically of:

A system network model.

A set of computer programs which will operate and activate the model.

These programs provide a realistic analysis and prediction of system performance before or after the hardware system is constructed. It is another form of testing; the results are as valid as those obtained by the more common hardware test procedures.

The Discrete Network Simulator (DNS) chronologically simulates events occurring due to the interactions among elements in a system network. Each "event," a Boolean change of state, is the result of a logical cause and effect relationship among elements in the system. The system modeled for the simulation may be a switching circuit, man/machine interaction, or any network where the component or subcomponent interrelations may be defined logically.

Convair is conducting a study under NASA Contract NAS8-20016, which applies the Discrete Network Simulation techniques to the Saturn SlC Engine Cutoff System networks. This report summarizes the results of Phase I and consists of three (3) volumes.

Volume One describes the methodology for constructing a DNS model.

Volume Two describes the DNS computer programs to the "Programmer." It is the "Users Reference Manual" for DNS.

Volume Three summarizes the study of the SlC Engine Cutoff System. The DNS Model and examples of the system simulation are described.

VOLUME THREE INTRODUCTION

In Volume I of this report the methodology and guidelines for building a Discrete Network Simulation (DNS) model are described.

Volume II of this report is the Users Reference Manual for the Computer programs that simulate in terms of real time a discrete system described by the logic model. These two techniques were applied to a group of Saturn 1-C Stage and GSE networks to develop a model of the Engine Cutoff System.

Volume III defines the model and demonstrates how this model with the programs simulate the hardware system. The output from the DNS programs can be varied to suit the application. Examples of the different output modes are explained.

The initial production models of a new stage are subject to a series of engineering changes prior to the first operational vehicle. The value of an analytical tool, such as DNS, is dependent upon how conveniently and economically the model can reflect the latest hardware configuration. An engineering change was incorporated in the DNS model after it had been completed and several simulation runs conducted. The results of this engineering change incorporation is summarized.

One application for the DNS model is to analyze how the failure of critical components would affect the system operation. To demonstrate this application, the DNS model was run after programming into it failures of selected components at specified times in the normal operation. The results of these simulations are condensed and summarized in this report.

The DNS programs, combined with a logic model of the hardware system, provide an analytical tool that can be applied to many different specific applications. This report gives examples of some of the possible applications of Discrete Network Simulation.

1/DISCRETE NETWORK SIMULATION

1.1 SYSTEM MODEL

Authorization to start work on this contract was received by Convair on 6 April 1965. Concurrent with go-ahead, the Vehicles Systems Checkout Division reviewed their schedules and recommended that the analytical portion of this contract be applied to the SIC Electrical Networks rather than the SIA Instrument Unit, as originally planned. A preliminary analysis of five recommended electrical network sub-systems was made to determine which combination of systems would allow an analysis to be made that would be comparable to the task originally proposed. As a result of the analysis, it was agreed that Discrete Network Simulation would be applied to the SIC Engine Cutoff System. The Engine Cutoff System and related ESE was sufficiently complex to demonstrate the capability of the technique and was not too large for the time allotted, although larger than the model originally proposed.

The SIC Engine Cutoff System consists of many inter-related branch circuits. Each branch circuit consists of several components connected in series interdispersed with other parallel circuits. The objective of writing the logic equations is to subsequantly allow the computer programs to simulate the real time action of these components acting as a system and then to inject into this simulation component malfunctions and observe their effect upon the system.

Table 3-I lists the schematics that were used to write the equations for the DNS model. In some cases only parts of the networks on a given sheet were included. When all the equations had been written, over 2,500 variables had been defined that included over 1,100 components, signal sources, or monitoring points. The total distribution of the type of equipment included in the model is shown in Table 3-II.

TABLE 3-IA SIC NETWORKS IN DNS MODEL DRAWING 60B5570l SIC STAGE ELECTRICAL SCHEMATICS

Sheet	
12	Batteries and Changeover Regulation
24	Lox Interconnect System
25	Engine No. 1 Ignition System
26	Engine No. 2 Ignition System
27	Engine No. 3 Ignition System
28	Engine No. 4 Ignition System
29	Engine No. 5 Ignition System
30	Inboard Engine Cutoff System
31	Outboard Engine Cutoff System
32	Outboard Engine Cutoff System
33	Cutoff Circuitry Engine No. 1
34	Cutoff Circuitry Engine No. 2
35	Cutoff Circuitry Engine No. 3
36	Cutoff Circuitry Engine No. 4
37	Cutoff Circuitry Engine No. 5
3 8	Lox Prevalves
39	Fuel Prevalves
40	Fuel Prevalve Position Indication
41	Lox Prevalve Position Indication
42	Stage Sequencing Switch Selector
43	Stage Sequencing Switch Selector

TABLE 3-1B DRAWING 65B32000 ADVANCED ELECTRICAL/MECHANICAL SCHEMATICS

Sheet	
178	Terminal Countdown Sequencer Unit 384
287	GSE Stage DC Power Supply No. 1
292	GSE Stage DC Power Supply No. 2
445	Upper Stage Electrical Networks Substitute
449B	Switch Selector Control
524A	Michoud Only
568	All Prevalves Control & Monitor
568A	All Prevalves Control & Monitor
569	All Prevalves Control & Monitor
569A	All Prevalves Control & Monitor
570	All Prevalves Control & Monitor
570A	All Prevalves Control & Monitor
572	Lox Interconnect Valves
574	Lox Interconnect Valves
575	Main Lox Valves
577	Main Fuel Valves
605	Fuel Pre-pressurization
609	Ignition Circuitry
614	Ignition Circuitry
615	Rough Combustion
616	Engine Malfunction
617	Engine Malfunction
618	Engine Malfunction
618A	Engine Malfunction
619	Thrust OK
619A	Thrust OK
620	Thrust OK
621	Engine Cutoff Circuits
622	Engine Cutoff Circuit Simulated Static Firing
624	Engine Cutoff Circuits
624A	Launch Commit, Simulated Static Firing
643D	Launch Commit, Simulated Flight
643F	Engine Cutoff Circuits Simulated Flight

TABLE 3-II DISTRIBUTION OF VARIABLES IN DNS MODEL OF SIC ENGINE CUTOFF SYSTEM

Variable	Quantity
Relay Contact	262
Relay Coils	169
Diodes	162
Miscellaneous	128
Signal sources	
Lights	70
Switches	59
Discrete Inputs	55
Timers	30
Power Buses	24
Discrete Output	23
Solenoids	21
	1,103
Nodes	246
Legs	776
Dummies	383
	1,405
TOTAL	2,508

1.2 COMPONENT ACTIVATION TIME

In addition to writing logic equations for the network to be simulated, the activation time for the active variable in the system must be specified. The simulation program requires both activation (pickup) and de-activation (dropout) to be specified. Since these are not absolute but represent the average of many identical components, the program allows a range of times to be specified. These are referred to as minimum, average, and maximum. Thus, there are six times supplied for each variable. The set to be used with a single simulation must be listed with the input data.

The timing information for the relays was supplied by MSFC. These times were obtained from the manufacturer's specifications. The activation times for the propulsion system valve were obtained from the system operating description. The information for the timers was detailed on the schematics. It should be noted that many variables in the equation such as connector, nodes, and legs are given zero times to signify instantaneous reaction. The significant time parameters used in the model are listed in Table 3-III.

TABLE 3-III

COMPONENT ACTIVATION TIMES

RELAYS	MIN.	PICKUP OVER	MAX.	MIN.	DROPOUT AVER.	MAX.
Babcock Model				1		i .
BRJ26KJAX6A-1	4	ເດ	9	4	ល	ဗ
BR7X-300-D8-26V	ß	မှ	2	ເນ	9	۲-
United States Relay Model						
USSH35EKHXI	13	15	17	9	ဖ	2
PREVALVES	450	200	550	450	200	550
MAIN FUEL VALVE	1.103	1,200	1,300	1,100	1,200	1,300
MAIN LOX VALVE	450	200	550	450	200	550

1.3 DNS DOWN TRANSLATION AND CULLING PROGRAM

This program has been developed by Convair to increase the capability and flexibility of the DNS Program in two ways. In the first DNS Computer Programs, each variable or component in the equation had to be described with a coded symbol made up of less than six characters. In many cases this required a secondary coding of each component in a more condensed form than would normally appear on a schematic diagram. This made the verification and check-out of the simulation more difficult. The new program allows each variable to be described as it appears on the schematic, using as many as 24 characters. The Down Translation and Culling Program (DT&C) assigns to each variable an arbitrary three-letter code. This three-letter symbol is subsequently used in the remaining DNS Programs, including the simulation.

1.3.1 When the logic equations are written the first time, every identifiable element in the circuit is included in the equation. Many of these elements, such as connectors and terminals, are inactive in the sense that during the normal operation of the system they do not change state at any time. It is desirable to include these inactive variables in the equations for the sake of completeness and to include the ability to investigate the effect of their failure during subsequent analysis. The culling portion of this program strips the logic equations of those elements which have been defined as "Inactive." This classification is included with the timing information for each element. Eliminating these variables reduces the computer running time for the simulation program.

Figure 3-l shows a page of the DT&C printout of the logic model of the Engine Cutoff System. This printout is a direct copy of the information key punched during the model preparation phase, which indicates the time parameters for the variables in the model. The only additional information present on this printout is the arbitrary assignment of the three-letter variable code names to each of the engineering designations for the variables. The format for this printout is the same as that for the punch cards and is explained in Volume I.

1.3.2 The second printout from the DT&C Program is shown in Figure 3-2. One asterisk indicates the original equation as it was punched on the card. The variable name takes up to the first 24 spaces on the card. Following the equal sign is the remainder of the logic describing that variable. If this equation cannot be described on one card, additional cards are used. There is no limit to the number of cards that can be used. On the right side of the page is the sheet number of the schematic from which this equation was written and an arbitrary number that indicates that this is the "X" equation that was written from that sheet by the analyst. The column at the extreme right indicates the card number in the equation.

ιX.
⋖
ں
ш
≥.
=
_
-
C
لنا
41EC
-1
j
7,
٦,
×
_
_
€
_<
. ک
ు
4
ż
t.
-
. +
٧
۲,۸
۲,۸
۲,۸
MULA
MULA
MULA
SIMLLA
SIMLLA
K SINLLA
RK SIMLLA
RK SINLLA
CRK SINLLA
MORK SINLLA
CRK SINLLA
THERK SIMLLA
ETHERK SIMLLA
THERK SIMLLA
NETHORK SIMLLA
NETHORK SIMLLA
E NETWORK SIMULA
TE NETKORK SIMULA
ETE NETHORK SIMULA
RETE NETHORK STALLA
RETE NETHORK STALLA
RETE NETHORK STALLA
RETE NETHORK SIMLLA
SCRETE NETWORK SIMULA
ISCRETE NETWORK SIMULA
SCRETE NETWORK SIMULA

95	Š	ဌ	0	သ င	3 3	0	ပ	0	ػ	္ဌ	3	ပ .	၁	0	<u>ع</u> (30	:3	S	CI	CO	S		O)	3	၁	ت ن	၁	CO :	၁ (3;	<u>.</u>	. .	3 S	ဌ	C1	C	၁	CI	S	၁	00	၁	5	J (00
7ACUM 6ACUM	BABLY	6ACL*	6ACUM	6AUUM	7 TO C .	/ACLM	IACLM	7ACLM	7AELM	TACLE	7AELM	7ACL"	7ACLM	7 ACLM	FAULT:	7ACUM 7ACUM	TACLIN	CACUM	BACLM	CACLM	DACLM	V O	CABUM	ACL	ACL	ACL	AEL	6 A [L	ACC	ACC.	A C C) _ 	v v	AUL	ACL	ACU	ABL	AEU	ACL	AUL	ACL	ΔUL	6 ACLM	6 A L L M	FAULM
6S 5S	5.5	5.5	5.5	55	n 6 0 4	s S	65	6.5	6.5	9	6.5	6.5	6.5	\$ 5	200	N N 2 Q	e c	SÜ	5.5	SS	CS	0.5	CS	CS	0.5	S	58	α,	105	S	v n	200	יצינ	5.5	5.5	5.8	5.8	58	5.5	58	5.8	5.5	5.5	55	58
55 45	4 5	45	4 S	4 3 N 0	n 6 N 5 N) J:	S	5.5	5.8	55	S.S.	5.5	5	SO C	75 E	7. V V V	, r.	တ ()	4.5) (S	S)	SO	SO	SO	SO	c S	4 S	4	885	4 .	Ø €	n u	0 4 0 5	. 4	4	\$ 4	4.5	4 S	\$ 7	4 S	4 S	7 S	4 S	45	4.5
178	~	~	~ ;	T .	- ^	- :-	- 1-	-	~	-	-	~	~	~ 1	- 1	175	~	્ 40	8	6.5	S 9	SO	£S	6.5	S 9	9.8	ę,	9	CC105	6.5	200	υ (> € 0 ₹	S S	9	6.5	65	6.5	6.5	6.5	6.5	e.S	6.5	ę s	s ?
158 118	311	115	118	511.	7 U	25.0	5 ¥ 1 1 1	155	158	158	861	158	158	25.5	2.5.	₹, ₹	. 5 C		10	رم در	ยก ชา	50	3.5	5.0	5.5	5.5	٠, در	S. S.	20	5.5	л u	/) U	~ .,	. V	5.5	20.	5.5	5.5	5 5	56	5.5	5.5	55	5.5	5.5
138	5.5	S 5	S 5	: A C	11 17	. 01	71	71	(4)	71	~,	73	(1)	201.7	T) '	577	1.00	. 4	45	\$ 4	45	S	4.5	4.5	4.5	4.5	4.5	4.5	23	ري. دي ر	4	か L ゴ に	, 7	5 7	\$ *	5 7	4.5	4.5	4.5	4.5	4.5	s.4	4.5	S)	4.5
in vi	s va	G3	ဟ	un ju	n i	, v	, Ç	· va	IJ,	Ś	'n	S	υn	o,	љ.	nv	, v-	: UT	, v	v	w	v	S	ومحق	ψņ	s	S		ō.	yn i	· ·	/1 U	nv) U	, _' ,		S	S	v	Л	Ø	v.	vs	i)	S
COT115A3K5C	5.4444904 5.444904	PWT11514K49C79	211115A4K49C1	WIII544K49C131	FV1115A4K61C1	28 1 1 1 2 4 4 5 5 1 C 4 3 5 1 C 4 3 5 1 C 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	77111544K62C4	74115A4K63C1	CNF115A4K63C4	ENT115A4K64C1	CNT115A4K64C4	3NT115A4K65C1	CVII1544K65C4	JUL115 44K71C1	CV1115A4K72C1	CSNT115A4K73C13	1011244441117111111111111111111111111111	400 X X X C C	77.1126A7K42C4	CPNT384A4K15C1	C471384A4K15C4	84A4K12C	C#NT384A4K16C1	CCVT384A4K16C4	C071384A4K17C1	C@WT 384 A4K17C4	CENT38464K19C1	CNT3A12K584	2N15A15K13	동	Ξ. :a	CN153 [K76]	157/K441	20124241104112430 20144261104144	7K157.127	SULTEN 2 K 5 K 2 K 5 K	231542K164365X	041543K106C78	7N 18A 3K 20802	5 4 T S A 4 K 3 S 1 E C 2	7115A4K3518C	.VI544K359J17R	CHAISAAK359J31MA	2MISA4K359J31RP	291514K359J31S
20 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30	HS.	ES.J	S.K	1 54	e c	く 5 か 5 む 3	: a	ال الا الا	າ ແ ກ່ວງ ກ່ຽວ	: ES: S	HST	RSU	B.S.V	F.S.W	r S X	¥on :	ন ব ব ব ব ব	<u> </u>	ء ص ع م) H	: 1 1	H F	χ Σ) T	113	E C	R X	: : FL	P 1 P	8 I N	- · = =	a. ₩	년 1 교 :	: 5 - 1 - 2	2 =		1 : 1 >	• . • • •	. × . ⊢ . ≈	: >- 1 a:	£.[7]	5. A	<u>ت</u> ر :	BLC	ECE

EXAMPLES OF DOWN TRANSLATION AND CULLING PROGRAM PRINTOUT OF VARIABLE ACTIVATION TIME

	DISCRETE NETW2RK SIMULATØR - DØ#NTRANSLATIØN 2UTPUT *-ØRIGINAL EQUATIØN **-CULLED EQUATIØN ***-TRANSLATED AND CULLED EQUATIØN	1 BN		PAGE	n
* :	5A7J16SW 5A7J16SW=		19 19		
* *		575 1	61		
* :	NWDESATGION = LEGINSATGION + LEGENSATGION + LEGSNSATGION. NWDESATGION=LEGINSATGION+LEGSNSATGION+LEGSNSATGION.	577	D 00		
*	ABN = AGD + AGE + AGF .		8		
*	NDDE5A7J16Y = LEGIN5A7J16Y + LEG2N5A7J16Y + LEG3N5A7J16Y +		16		
; • , •	LEG4N547116Y=1 FG1N547116Y+1 FG2N547116Y+1 FG3N547116Y+1 FG2N547116Y+1	577	91	D1	
*	ABZ = AGG + AGH + AGI + AGJ .		91		
•	NØDE5A7J16Z = LEGIN5A7J16Z + LEG2N5A7J16Z + LEG3N5A7J16Z.		33 1		
* :	NWDE5A7J16Z=LEGIN5A7J16Z+LEG2N5A7J16Z+LEG3N5A7J16Z. ABB - ACK - ACI - ACM	5773			
*	547JZ7SI + AUL				
• ;	LEGANSATION CATION CATION CATION CONTRACTORS	574		0 1 -	
: :	NECEDATOR OF THE GINDATOR OF THE GANDATOR OF T	2,4			
*	5A7J5X =	574	. r		
* *	LEGGNSA7JSX. LEGGNSA7JSX.	574	יט ה יא ר	o. –	
:		574			
*	5A7J29CC =		53 1		
* :	+LEG4N5A7J29CC.		53	6 1 -	
: :	MBDEDAKUZYCC=LEGINDAKUZYCC+LEGZNDAKUZYCC+LEG4NDAKUZYCC. Abk = AGP + AGC + AGK .	419	υν υν 		
*	5A7J29KK =		36		
*	+LEG4N5A7J29KK.		36	01.	
* :	NBCESA7J29KK=LEGIN5A7J24KK+LEG3N5A7J29KK+LEG4N5A7J29KK•		36 1		
• •	547.1295V = 1 FG1	7 7 7 9	0 4		
*			45,		
*	5A7J29SY=LE		45		
* *	+ AGM	614 4			
* *	NBUEDAZJZZC NBUF6AZJZZC=[FGIN6AZJZZC+ FG3N6AZJZZC.	444 6444 8449	o ~		
:	ABV = AHA + AHB •	449B 3	1.50		
*	NBDE6A2J3SA = LEGIN6A2J3SA + LEGZN6A2J3SA + LEG3N6A2J3SA.		43		
* * *	NBCLEARLJSVA=[ECZN6AZJSVA. ABE = AHC		4 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4		
: *	< 4	445	7 7		
*	=LEG3N6A3J12SA.		47]	4	
* * *		445 4	7		
* •	NØDE6A3JIZSB == LEGIM6A3JIZSB + LeGZN6A3JIZSB + LEG3N6A3JIZSB. NADEGA3TIJSCHEFEGANGA3TIJSCR.		4 4 5 6		
***	ABY = AHE •		40	• _ 4	
•	NØDE6A3J12SC = LEGIN6A3J12SC + LEG2N6A3J12SC + LEG3N6A3J12SC.		36 1	_	
* 1	6 A	445	36		
* *	ABZ = AHF . NGDE6A3J12SD = LEG136A3J12SD + LEG2N6A3J12SD + LEG3N6A3J12SD.		99	- 4	
*	=LE63		56.1		

EXAMPLE OF DOWN TRANSLATION AND CULLING PROGRAM PRINTOUT OF LOGIC EQUATIONS

The line with two asterisks is the culled equation. In the culled equation, as previously defined, all variables that were classified as Inactive on the time-card are removed from the equation. The third line containing three asterisks designates the translated equation. The DT&C Program has taken the culled equation and replaced the engineering designation by the three-letter variable. It is possible to have a line containing four asterisks. This is an "error flag" if an equation has a variable name included for which there is no time-card, and consequently, no code name assigned. The printout cannot be completed and the four-asterisk flag is printed.

1.3.3 Appendix A is the DT&C printout of the completed model of the SlC Engine Cutoff System. This model contains approximately 2,510 variables. This printout is not the primary output of the DT&C Program. The activation time information, the equations, and a dictionary of the engineering names versus code names is placed on the output tape. This tape is the data output from the DT&C Program and provides the input data to the DNS Preprocessor, which is the next phase in the DNS Program.

1.4 DNS PREPROCESSOR PROGRAM

The Preprocessor Program utilizes the output of the Down Translation and Culling Program to create a binary tape, which is the input to the Simulation Program. The tape represents the source data describing the model in the format required by the Simulation Program. It also produces a listing of the logic equations and timing information that may be checked against the original schematic diagrams. Self-checking diagnostic features are built into the program to insure that every variable in the right hand side of any equation also appears on the left hand side of an equation and is thus defined. It also checks that activation time information has been supplied for each variable. These error flags are included in the printout of this program. Detailed information about the Preprocessor Program is contained in the User Reference Manual, Volume II of this report.

Figure 3.3 is a composite sample of the three types of printout produced by the Preprocessor Program. These printouts are mainly for reference use during the model building process and have no direct analytical value. The primary output of the Preprocessor Program is the binary tape which is the input to the Simulator Program. The first portion of the Preprocessor printout is identical to the component time-cards in the DT&C Program with the exception that the engineering names have been deleted. The second printout lists the logic equations that make up the system model using only the computer coded symbols and the reference information. For future use with the Simulator Program, the Preprocessor tape and printout also contains the reference dictionary of computer code names versus engineering names for each variable listed in the DT&C. Appendix B is the printout of the Preprocessor Program for the total model of the Engine Cutoff System.

AFM	S	0.5	0.5	9	4	SO	20	a		₽D	X	g
AFN	S	OS	0.5	0	S	0.5	OS	0		Φ		S X
AFØ	S	os	0.5	0	v	OS	00	0		Q V	~ ×	0
4	S	SC	08	0	S	0S	0S	0		A		0
0	S	SO	os	0	v	0.5	0.5	0		A		9
AFR	S	os O	08	0	v	0.5	0S	0		V		0
S	'n	SO	0.5	0	S	0.5	0.5	a		Q V		0
AFT	S	08	0.5	0	S	0.5	08	0		۵		0
>	S	SO	SO	0	S	0.5	0S	0		۵		0
>	s	00	0S	0	S	0.5	os	0				0
*	S	0.5	os	0	S	OS	OS	٥				0
×	S	0.5	0.5	0	v	SO	SO					c
AFY	S	os	SO	0	S	os So	SO	0		ے د	· ×	2 2
VØ = BL	3	BAF								618	20	
/=	BMB	* AGK	*/ AUK	•					;	617	39	
1	BMG	* AGK	*/ AUJ	•						617	•	-
/=	201	* AFU	+/ ASG	•						617	4	
7#	8.JP	* AGZ	*/ AWG							617	ç	
*	Ψ.	BAF		,						617	. 4	
/=	BMK	A GN	TUA /*							14	ı	4 -
`*	¥	A SA	SIIV /+							- ۱	7 6	4 -
	. u	3	200			1		:		7	,	٠.
, ,	, M			•						٠,	9 6	٠.
7-				: : :			:			0 7 0	- C	٠.
ì ì	E NE		• / • / •	,						-	9 4	- ب
:	NN	200	0114							4 -		4 -
0 / · · · · · · · · · · · · · · · · · ·		E > 0	-04 /4	•						٠,		٠.
/			£ <	•	•						1 0	٠,
۵,				•						010		٠.
•	۳ د ک	€	. !		:					- (3 1	٠.
1	• <u>•</u> :									v		٠.
2	AK							************		624		4
718	֚֡֞֞֝֓֞֓֞֝֓֓֓֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֡֟֝֓֓֓֡֟֝֝֟֝֓֡֝֟֝֡֝֟֝ <u>֚</u>	TE308A	A1DS90R									
4]	TE308A	10591R	:	-					:		
BUB	=	TE308A	1DS92R									
BUC	=	TE308A	ITE308AldS94R									
٥	7	TE308A	1DS95R									
BUE	F	TE308A	1DS96R									
BUF	_	TE308A	1DS97R									
BUG	1	TE400A	1205123R									
BUH	17	TE400A	ITE400A12DS135R									
811	_	TEADOA	12051398									
. =	4 -	TE400A	12021400									
2 2	: :	400	12021408									
und a	1:	TE SOO H	1201 CU21									
J :	֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֝֓֡֓֡֝֓֓֡֝֡֝֡֝֡֡֡֝֡֡֡֝֝֡֡֝֡֡	* OO - U - T	TACOMIC DOLL OR									
₽O#	3	15400A	1205171R									
z	ב	TE400A	120S197R									
BUB	7	TE400A	12DS201R									
BUP	[]	TE400A	1TE400A12DS202R									
BUO		TEADOAL	20000000									
			KOZZENZI	1								

PAGE

EXAMPLE OF THE THREE TYPES OF PRINTOUT OF THE PREPROCESSOR PROGRAM

1.5 DISCRETE NETWORK SIMULATION PROGRAM

The input to this program is the binary tape produced by the DNS Preprocessor Program and a set of control cards used to establish initial condition of selected variables in the system. See Volume II, Users Reference Manual, for an explanation and proper use of the control cards for the Simulation Program. Figure 3-4 is a typical first page of the printout from the Simulation Program. The Simulation Program will be described in reference to Figure 3-4. For convenience of interpretation, the function of the more common control cards used with the Simulation Program will be repeated from Volume II.

- 1.5.1 BINARY OUTPUT. The Simulation Program has two different modes of operation. The Preprocessor tape and the internal Simulator Program operates on all data in binary format. The output data must be converted back to binary coded decimal format for printout. On the IBM 7094 computer all output data is placed on magnetic tape and printed offline on the IBM 1401. In the simulation process using the basic mode of operation, the simulation analysis is performed and the results are translated from the computer code to engineering names. This data is then translated into Binary Code Decimal (BCD) and recorded on tape for subsequent printing. This mode of operation requires the maximum amount of computer memory for a given size model. If the binary output control card is included with the input data, then the simulation run, and all the data associated with it, is recorded on a tape in binary format. At the end of the simulation process this tape is rewound, played back into the computer, and the binary data is translated to engineering terms converted to BCD and recorded on the output tape.
- 1.5.2 LOGICAL MODE. The Logical Mode card establishes the program in the proper configuration to perform the simulation. Immediately to the right of the logical mode are two numbers, "02" and "05." These numbers specify which of the six possible activation times listed in the preprocessor will be used for this simulation. The "01" to "03" refers to the pickup times and the "04" to "06" refers to the dropout. As it explains in Volume II, the words, "dictionary binary," on the same line, cause the dictionary for the translation of the data to be transferred to the binary tape so the information will be available when required.
- 1.5.3 SETUP PRINT. The Setup Print control card allows the status of all variables in the model to be printed at the end of the simulation process. Other control cards, "Variable Print" or the "No Variable Print" cards, are used to restrict the number of variables that are printed at the end of the simulation run.
- 1.5.4 TRANSLATION MODE. The Translation Mode control card causes the printout from the simulation process to be printed out, using the engineering nomenclature.

SIMDECKI
5109
Z
PREP
01C22 ⁰ 2
S

PAGE

TYPE	DESCRIPTION		VALUE	NB. ØF EVENTS	DAYS	HBURS	MINUTES	SEC 2.4D S
* BINARY * ID * ID * INAMES	**************************************		######################################	8			, [;]	
*END NAMES *LØGICAL M *SETUP PRI *TRANSLATI	BDE,02,u5. Ni Bn mbde	GICTIØNARY BINARY						
TYPE	DESCRIPTION		VALUE	NO. OF EVENTS	DAYS	HBURS	MINUTES	SECUMOS
*BEGIN INPUT	N. BUSIDSAZA41DCMM BUSIISAZA41DCMM BUSIISAZA51DCMM CWMPUTERENABLE CWMPGND	ESTABLISH POWER ON	STATE LIST, ENC	C & SYS				000000 60000 60000
ENTER ENTER ENTER INPUT	CØMPUTERGREUND BUS115A2A41DCØM BUS115A2A51DCØM CØMPGND CØMPUTERGREUND BATT115A2ONØ2			80 F~ 40 50 ×) (
ENTER	BUSIC20 BUSIC20 BATTI15A17NØ1 BUSIC10		* ~ ~ ~	1 4 M				요 • 요 ㅎ 면 해 해 해 해 한 한 한 한 • • • • • •
ENTERINPUT	BUS1619 DCPWRØNCØM PWRSUPPLY353A1 PWRSUPPLY354A1			m N				្រាស់ (១០១) ពិភពសាធាន ១០០១)
ENTER	PWKSUPPLY353A1 BUS1C11: BUSNEG101 PWKSUPPLY354A1		4 -	4 N				ပိုင်းသည်။ ဂိုလ်ဆိုလ်ဆို
ENTER	BUS1021; BUSNEG102 PWRSUPPLY36JA1 BUS21011;			•0				្រុំ ទោលស្វា «១០១១ • • • • ១
ENTER	BUSNEGZIDI BUSIDII. BUSIDIII-			7				်င်းလုံလ (၂)
	BUSICIIZ BUSNEGIDI HUSICZI;		ਜ ਜ ਜ ਜ	8 1 1				ា ១ . ១ ស្មាល់ ១០
n S D S	0030464	EXAMPLE O	EXAMPLE OF DISCRETE NETWORK SIMULATION PROGRAM PRINTOUT FIGURE 3-4	S SIMULATION -4	PROGRAM PI	RINTOUT		•)

If the "Translation Mode" were not used, the results of the simulation would be printed out in terms of the computer assigned three-letter code names.

1.5.5 MODEL SIMULATION. In order to understand the printout from the simulation, it is necessary to have a basic understanding of this program in terms of the model. This explanation is not directly related to the internal operation of the program, itself. The program first establishes an initial condition for the state of the variables in the model. On the basis of this state, it examines all equations in the model and the logic predicts what variables will change state. Since this simulation is to represent real time, after the prediction has been made the program looks up the activation times for the variables changing state, imposes that time delay on the program, and then allows the predicted changes to take place. This process is directly related to the printout, Figure 3-4. "Input" is the indication that the status of this variable is being set by an external command generated by the use of a data card. The code word, "Enter," on Figure 3-4, is the symbol to indicate a change of state that is being generated by the logic of the equations combined with the computer program. On this figure there are several variables listed on the left side which have no code word. The absence of the code word indicates that these are not activities but are predictions of activities as a result of activity described immediately above.

This simulation represents real time. The time of the simulation is printed in the columns on the right hand side of the sheet. The heading on the columns indicate that the time can be described in days, hours, minutes, or seconds. The seconds can be resolved down to the nearest millisecond. The time printed for each activity line represents the actual time. The time listed for the predicted event is the time that the event should occur based upon the time required for that component to activate.

In the center of the page there is the column headed, "Number of Events." This is a bookkeeping function for the Simulator Program and lists the contents of a register which indicate the number of predicted events that have to be satisfied on the basis of either the inputs or actions that have already taken place. At the end of a simulation activity this column will be reduced to zero.

1.5.6 STATE LIST. Figure 3-5 is a representative state list, the final printout from the Simulation Program. If a "List" control card is included as the last card in the input deck, the program will summarize the results of the simulation by printing a list giving the state (0 or 1) of all the variables in the model. If the second control card "List 1" is included, only those variables that have a "l" state are listed. This is the example shown in Figure 3-5.

EXAMPLE OF DISCRETE NETWORK SIMULATION PRINTOUT OF STATE LIST

The second secon				
AI	N.	го.		
AITII			#	
ATT115A20NB2			11	
GMPUTERENAB			н	:
Σί			Ħ	
AUNICHERESSE AXFILEL AAFE			н	١.
RTRANSWIL			1 4	: _
HRUS TOKENGNO1			t t s	• •
HRUSTØKENGN			ы	
STØK			11	
HRUSTAKENGNA			#	4
HKOS I BKENG			н	1.
DE115A3E			**	.:
E 1 15 0 3 J Z			н	∴.
F115A3J2			H :	.
E115A3J			if li	<u>.</u> .
E115A3J26				1 _
115A3J26				, ,
E115A3J26			21	
115437				:
E115A3J27				1:
5 4 7 1 2			Н	١,
5A7.116			M 21	· .
5473414			1 11	• -
5A7J41B			н	• •
643312			#	
6A3.1125			***	1
543J29			H	
A 4 0 1			н	
5 A4 1216			и 1	•
544.21			, ,	• -
544.127E			1 11	• •
7A3K5				
3N115A3E26			#	
3N115A3J			н	•
G3N115A3J23			11	•
EG5N115A3J24			.,	
E115111543124		The second secon	erita di manima nel a communita dell'antico mante di estimato dell'antico dell	1.0
EG4N115A3			11	
EG2N115A3J26			н	•
E64N115A3J26			"	
EGIN115A3J26			11	•
G2N115A3J27			H	<u>.</u>
EDANTI SABJZI			Н	١
20			11	<u>.</u>
1				

46

PAGE

Additional state lists may be created during the simulation process by the use of control cards at the beginning of the run. The control card "list" at (time) will cause a state list as described above to be printed for each time listed.

The use of a control card, "Cycle List," will cause a state list to be printed for every time period or change of state that occurs during the total simulation program.

1.6 DNS PREPROCESSOR EDITOR PROGRAM

The Preprocessor Editor Program reads the binary model tape output from the DNS Preprocessor Program, and prints out specified reference tables according to the control cards used. The reference tables describe the variable interdependencies in a DNS model. A choice of three program printouts is available.

- 1.6.1 The Index control card produces an alphabetical list of all coded variables, the corresponding internal code numbers, and whether a variable is an initiator (is defined only in the right hand side of the equation), or a terminal (is defined on both sides of the equal sign in the equation). This list is followed by a "Variable Reference" table in which each variable name is printed out, followed by a list of functions in which it occurs.
- 1.6.2 The Index Full control card creates two additional tables which printout between the two above. They are the "Variable-Terminal" table and the "Terminal-Variable" table. The Terminal-Variable table lists the terminals on the left hand side of the page and then follows each terminal with a list of variables that are directly or indirectly affected by the subject terminal. The Variable-Terminal list prints the variable on the left hand side of the page followed by a listing of the terminals on which that variable will have effect.
- 1.6.3 The Index Logic control card prints only the Variable-Terminal and Terminal-Variable tables. Figure 3-6 is a sample of the "Variable Reference Table." Appendix C is the complete "Index Logic Preprocessor Editor output for the complete model.

VARIABLE REFERENCE TABL

00257 AGG		VARIABLE REFERENCE TABLE
00255 AGT CRN - 00257 AGT CRN - 00257 AGT CRN - 00257 AGT CRN - 00257 AGT CRN - 00255 AG CR RN - 180	VARIABLE	FUNCTIONS
00255 AGA 00257 AHA 00277 AHA 00277 AHB 00277	00245 AGI	
00259 AGV 00251 AGW 00251 AGW 00255 AGW 00257 AHW 00275 AHW 00277	00246 AGJ	9KL •
00255 AGP 00255	00247 AGK	
00255 AGW 00256 AGW 00257 AHW 00256 AGW 00270 AHW 00270	00250 AGL	BKK
00255 AGF AZE ,3GP ,3LF . 00255 AGF AZE ,3GP ,5LF . 00255 AGF AZE ,3BL . 00275 AH AZE ,3BL . 00277 AH BDZ ,3BE . 00277 AH BBZ ,3BE .	00251 AGM	3)18
00255 AGF	00252 AGN	, BDJ , BGS
00255 AGQ 8GM 'BLE . 00255 AGQ 8GM 'BLE . 00255 AGG AWE 'ANW 'CJB . 00250 AGT 8LX 'BLY 'BLW 'BLW 'BLP 'BLP 'BLP 'BLP 'BLP 'BLP 'BLP 'BLP	00253 AGØ	, B GP
00255 AGR AME 'AMB 'CJB ' 00256 AGR AME 'AMB 'CJB ' 00256 AGT BLX 'BLY 'BLM 'BLP 'BLP 'BLP 'BLP 'BLR ' 00262 AGV AVZ 'AZJ 'CØM 'CØX ' 00262 AGV AVZ 'AZJ 'CØM 'CØX ' 00265 AGV AVZ 'AZJ 'CØM 'ANT 'BER ' 00265 AGV AXH 'BBB 'BEL ' 00265 AGV AXH 'BBB 'BEL ' 00265 AGV AXH 'BBB 'BEL ' 00275 AHA AXH 'BBB 'BEL ' 00271 AHA AXH 'BBB 'BEU ' 00271 AHA AXH 'BBB 'BBU ' 00271 AHA AXH 'BBM 'BHN ' 00271 AHA BBC 'CHY ' 00275 AHG BBC 'CHY ' 00277 AHI BBB 'BBH 'BBN 'BBN 'BBN 'BBN 'BBN 'BBN	00254 AGP	118,
00255 AGR ANE 'ANB '.CJB . 00250 AGI BLX 'BLY . 00262 AGV AVZ 'AZJ 'CØH 'CØX . 00262 AGV AVZ 'AZJ 'CØH 'CØX . 00265 AG AGK AXH 'ATL 'BER . 00265 AG AGK AXH 'ANT 'BER . 00265 AG AGK AXH 'BBT 'BEØ . 00267 AHA AXH 'BBT 'BEØ . 00277 AH AXH 'BBH 'BHN . 00277 AH BBD 'BEU . 00277 AH BBD 'BBU 'BHN . 00277 AH BBD 'BBU 'BBN . 00277 AH BBD 'BBC 'BBH . 00277 AH BBD 'BBC 'BBH . 00277 AH BBB 'BBT . 00300 AH BBB 'BBT .	00255 AGQ	, BLE
00267 AGS 00267 AGV 00267 AGV 00265 AGV 00277 AH 00277 AM 00277 AH 002	00256 AGR	OM V
00265 AGV	00257 AGS	,AXW ,BLH ,BLN ,BLØ ,BLP ,BCQ
00262 AGV AVZ 'AZJ 'C@h ',C@X . 00262 AGV AVZ 'AZJ 'C@h ',C@X . 00264 AGX AXH 'AYL 'BER . 00264 AGX AXH 'AYL 'BER . 00265 AGV AXG 'BBJ 'BER . 00265 AGV AXG 'BB 'BEL . 00267 AHA AXP 'BBO 'BEU . 00277 AHF AWF 'BHH 'BHN . 00273 AHE BDH 'CHX . 00275 AHF BDZ 'BBG . 00275 AHF BBZ 'BBH . 00276 AHH BBZ 'BBH . 00300 AHJ BEB 'BBH . 00300 AHJ BEB 'BBH .		
00262 AGV AVZ , AZJ , CØH , CØX . 00263 AGH BMK ; CIT . 00264 AGX AXH , AYL , BER . 00265 AGZ AXK , BBT , BEE . 00267 AHA AXH , BBØ , BEL . 00271 AHC AHQ , AHT , AWH , AXB , AXD , AZP , AZR , BAA . 00272 AHO BEC , CWY . 00272 AHG BDX , BØI , BØJ . 00275 AHG BDX , BØI , BØJ . 00275 AHG BDX , BØI , BØJ . 00276 AHH BEB , BØH . 00277 AHI BEB , BØH . 00300 AHJ BEC , BØK , BØI .		
00265 AGX		. A Z J . C Ø h
AXK		
AXK , BBI , BEE . AXH , BBG , BEL . AXP , BBD , BEU . AMP , AMT , AMM , AXB , AXD , AZP , AZR , BAA . BEC , CMY . BDW , CMX . BDW , CMX . BDW , SMI , BMI . BDX , BMI , BMI . BEB , BWH . BEB , BWH . BEG , BWB . BEH , BWK , BMI .	00264 AGX	, AYL , BER
AXK , BBT , BEE . AXM , BBB , BEL . AXP , BBD , BEU . AWQ , AWT , AWW , AXB , AXD , AZP , AZU , AZX , BBA . BEC , CMY . BDW , CMX . BDX , BØI , BØJ . BDX , BØI . BEB , BØH . BEG , BØB . BEH , BØK , BØL .	00265 AGY	,88,
AXM , BBØ , BEL . AXP , BBD , BEU . ANG , ANT , ANN , AXB , AXD , AZP , AZR , AZU , AZX , BAA . BEC , CMY . BDW , CMX . BDW , CMX . BDX , BØI , BØJ . BCX , BØG . BXAMPLE OF PREPROCESSOR EDITOR PRINTOUT BEG , BØB . BEG , BØR . BEH , BØK , BØL .	00266 AGZ	,88T ,8EØ
AWP , BBD , BEU . BEC , CMY . BDW , CMX . BUN , CMX . BUN , CMX . BUN , BMI , BMN . BDZ , BØG . BEB , BØH . BES , BØH . BEG , BØB . BEG , BØR . BEG ,	00267 AHA	, 880
ANG , ANT , AWW , AXB , AXD , A BEC , CMY . BDW , CHX . AWF , BMM , BMN . BDX , BØI . BEB , BØH . BEG , BØB .	00270 AHB	•880 •8EU •
BDW , CMX . AMF , BMM , BMN . BDX , BØI , BØJ . BEB , BØH . BEG , BØB .	00271 AHC	ANT PANN PAXB PAXD AZP AZR PAZU PAZX BAA
BDW , CMX . AWF , BMM , BMN . BDX , BØG . BEB , BØH . BEC , BØB . BEH , BØK , BØL .	00272 AHD	
AWF , BMM , BMN . BDX , 8ØI , 8ØJ . BEB , BØH . BEG , 8ØB .	00273 AHE	
BDZ , BØG . BEB , BØH . BEG , BØB .	00274 AHF	NM8. MM8.
862 ,806 . 8E8 ,804 . 8E6 ,808 .	00275 AHG	· 198.
8EG , 8ØB . 8EH , 8ØK , 8ØL .	00276 АНН	, BØG ,
8EG ,8ØB . 8EH ,8ØL .	00277 AHI	. ВВН .
BEH , BØK , BØL .	00300 AHJ	9.88
	00301 AHK	, Bøk , søl .

2/SIMULATION OF ENGINE CUTOFF SYSTEM

2.1 ENGINES RUNNING

In the previous section we have described the programs that are used to accomplish a system simulation. We have described the methodology used to write the logic equations in Volume I and have shown in Appendix B the complete logical model of the Engine Cutoff System. The logic equations that describe the system are written to indicate the de-energized state. The DNS model represents a static system and additional inputs are required to cause the DNS model to become a dynamic system. In order to simulate the Engine Cutoff System, we must first cause the model to represent the networks in the "All Engine Running Condition." Based upon an analysis of the networks and the interface where the model was terminated, a list of inputs was defined (Table 3-IV) that activate the logic model and cause this model to represent the Engines Running Condition.

The inputs and activation times listed in Table 3-IV are put into the model, the simulation is activated and the networks go to the Engines Running Condition. The model starts with all variables in a "zero" or "off" condition. As a result of the initial input of 30 variables, the model then goes to a state where there are 305 variables in the "on" or "1" state, as summarized in Table 3-V.

TABLE 3-IV INPUTS INTO STATIC MODEL TO PRODUCE ALL ENGINES RUNNING CONDITION

ABB	= 1 AT 0.	LAUNCH PRES OK
ABC	= 1 AT 0.	LOXFUELLOADED
AAE	= 1 AT 0.	COMPUTER ENABLE
BSU	= 1 AT 0.	BUS1DCOM
BTE	= 1 AT 0.	BUS1D119
ABM	= 1 AT 0.	PWRTRANSW115A1S1
CXC	= 1 AT 0.	LOXENGCUTOFFSW115A46NO1
CXD	= 1 AT 0.	LOXENGCUTOFFSW115A47NO2
CXE	= 1 AT 0.	LOXENGCUTOFFSW115A48NO3
CXF	= 1 AT 0.	LOXENGCUTOFFSW115A49NO4
CXG	= 1 AT 0.	LOXENGCUTOFFSW115A50NO5
BYX	= 1 AT 0.	COIL5A7K470J14PPSJ
BYY	= 1 AT 0.	COIL5A7K471J14PPSS
\mathbf{BYZ}	= 1 AT 0.	COIL5A7K472J14PPSZ
BZF	= 1 AT 0.	COIL5A7K511J19AB
BZH	= 1 AT 0.	COIL5A7K515J19PPSJ
BZI	= 1 AT 0.	COIL5A7K516J19PPSS
BZJ	= 1 AT 0.	COIL5A7K517J19PPSZ
BZK	= 1 AT 0.	COIL5A7K518J19PPGG
BZN	= .1 AT 0.	COIL5A7K524J4PPSS
BZO	= 1 AT 0.	COIL5A7K525J4PPSZ
BZP	= 1 AT 0.	COIL5A7K526J4PPGG
AAD	= 1 AT 10.	BATT115A20NO2
AAC	= 1 AT 30.	BATT115A10NO1
AAG	= 1 AT 50.	DC PWR ON COMMAND
ABA	= 1 AT 20.	IGNITION SIGNAL
BYX	= 0 AT 3000.	COIL5A7K470J14PPSJ
BYY	= 0 AT 3000.	COIL5A7K471J14PPSS
BYZ	= 0 AT 3000.	COIL5A7K472J14PPSZ
ABA	= 0 AT 3000.	IGNITION SIGNAL

TABLE 3-V
SUMMARY OF ALL ENGINE RUNNING CONDITION, 1 STATE LIST

Nodes		42
Legs		45
Buses		24
Coils	•	24
Contacts		42
Discrete In		17
Valves		35
Lights		19
Switches		25
Misc.		32_
Total		305

A list of the actual components that are activated in the Engines Running Condition is shown in Table 3-VI. Appendix D is the computer printout of the simulation that establishes all engines running.

MAINFUELVLV2ENG1 MAINFUELVLV1ENG2 MAINFUELVLV2ENG3 MAINFUELVLV1ENG3 MAINFUELVLV1ENG3	MAINFUELVLVIENG4 MAINFUELVLVIENG5 MAINFUELVLVZENG5 MAINFUELVLVZENG5	MAINLØXVLVNØZENGI MAINLØXVLVNØJENG2 MAINLØXVLVNØZENG2	MAINLØXVLVNØ1ENG3 MAINLØXVLVNØ1ENG4	MAINLØXVLVNØZENG4 MAINLØXVLVNØZENG5 MAINLØXVLVNØZENG5	POSSWMAINFUELVLVIENGI POSSWMAINFUELVLVZENGI POSSWMAINLØXVLVNØIENGI	PØSSWMAINLØXVLVNØZENGI PWRSUPPLY353A1 PWRSUPPLY354A1	PWRSUPPLY360A1 THRUSTØKPRESSW101NØ1 THRUSTØKPRESSW101NØ2	THRUSTØKPRESSW101NØ3 THRUSTØKPRESSW102NØ1 THRUSTØKPRESSW102NØ2	THRUSTØKPRESSWIOZNØ3 THRUSTØKPRESSWIO3NØI	THRUSTØRPRESSMIUGNØ3 THRUSTØRPRESSMIOGNØ3	THRUSTØK PRESSW 104NØ2 THRUSTØK PRESSW 104NØ3 THRUSTØK PRESSW 105NØ 1	THRUSTØKPRESSW105NØ2 THRUSTØKPRESSW105NØ3
FLTCOMBMONII5A55UNITC FUELPREVLVN01ENG1 FUELPREVLVN01ENG1 FUELPREVLVN01ENG2 FUELPREVLVN01ENG2 FUELPREVLVN01ENG3 FUELPREVLVN01ENG3	FUELPREVLVNØ 1ENG4 FUELPREVLVNØ 2ENG4 FUELPREVLVNØ 1ENG5	FUELPREVLVNØZENG5 LITE308A1DS146 LITE308A1US35G	LITE308A10587G LITE388A5057W	LITE388A6DS10W LITE400A12DS63W	LITE400A12DS81W LITE400A12DS83W	LITE400A12D51146 LITE400A12D51166 LITE400A12D51186	LITE400A12D5130G LITE400A12D5134G LITE400A12D5137G	LITE400A12DS138G LITE400A12DS139G LØXENGCUTØFFSW115A46NØ1	LØXENGCUTØFF SW115A47NØ2 LØXENGCUTØFF SW115A48NØ3 1 ØXENGCUTØFF SW115A49NØ2	LØXENGCUTØFFSW115A50NØ5 LØXPREVLVENG1	LØXPREVLVENG3 LØXPREVLVENG3 LØXPREVLVENG4	LØXPREVLVENG5 MAINFUELVLVIENG1
CØ1L5A7K516J19PPSS CØ1L5A7K517J19PPSZ CØ1L5A7K518J19PPGG CØ1L5A7K522J4SBSC CØ1L5A7K523J4PPSJ CØ1L5A7K525J4PPSZ		3270197 32701265 32701265	נים ונים נים ו	32701338 32701423 32701425	32701427 327011200 327011212		1 - 2	FLICOMBMONISASIONITO FLICOMBMONISASIONITA	FLICOMBMONILSASZUNILB FLICOMBMONILSASZUNITC FLICOMBMONILSASJUNITA	FLTCOMBMON115A53UNITE FLTCOMBMON115A53UNITC	FLTCOMBMON115A54UNITB FLTCOMBMON115A54UNITC	FLTCOMBMON115A55UNITA FLTCOMBMON115A55UNITB
ALLENGSRUNNINGLITEGREEN BUSNEGIDZ BUSILSAZA41DCØM BUSILSAZA51DCØM BUSILOCØM BUSILOCØM BUSILO	BUSIDI12 BUSIDI18 BUSIDI2	BUSID21 BUSID10 BUSID110 BUSID111	8US10119 BUSNEG101 BUS10210	80.510211 80.52101.10 80.521011.3	8US210115 8US210119 8US210120	BUS21D121 BUSNEG21D1 CØ1L115A9K11	CØIL115A9K21 CØIL115A9K31 CØIL5A1K164,122PPS7	C0115A2K163J29TU C0115A2K164J36TU	CØ1L5A6K404J17PPSZ CØ1L5A6K405J17TU,	C0115A7K440J31PPSJ C0115A7K440J32PPGG C0115A7K440J32PPSJ	CØILSA7K440J32PPSS CØILSA7K440J32PPSZ	COLLSA7K515J19PPSJ

TABLE 3-VI STATE LIST "1" WITH MODEL IN THE ALL ENGINES RUNNING CONFIGURATION

2.2 ENGINE CUTOFF

After establishing the engines running, the activities listed in Table 3-VII were put in the simulation process representing a possible Engine Cutoff Mode. In this case it was the signal for "Thrust OK Pressure Switch."

TABLE 3-VII INPUTS TO ALL ENGINE RUNNING STATE FOR THRUST NOT OK ENGINE CUTOFF

*BEGIN.

ENG. NO 1 THRUST NOT OK

CZX	=	0 at 5000.	THRUST OK PRESSW101N02
ACR	=	1 at 5000.	COUNTDOWN SEQUENCE TIME PLUS 5 SECS.
CZY	=	0 at 6000.	THRUST OK PRESSW101N03
ABY		1 at 20000.	SWITCH SELECTOR CHANNEL 3 OUTPUT
ABO	=	1 at 50000.	COUNTDOWN SEQUENCE RESET

At the end of this sequence a new state list was printed, as shown in Table 3-IX. This is summarized in Table 3-VIII. Starting with the model "Off," or in the "0" state, 30 inputs turned on 305 variables. Five additional inputs simulated engine cutoff and turned on an additional 580 variables, while turning off the majority of the variables on when the engines are running. Appendix E is the computer printout of the Engine Cutoff Simulation.

There are several conditions which will cause engine cutoff. The following additional runs were made, with the inputs as listed in each case, and the system in the All Engines Running Condition prior to the start of each case.

- 1. Engine Cutoff by Fuel Bilevel Cutoff Sensor: Inputs -- Switch Selector Channel 9 Output Fuel Bilevel Sensor 115A76
- 2. Engine Cutoff from Thrust Not OK Pressure Switch:
 Inputs -- Thrust OK Pressure Switch 102N0l
 Thrust OK Pressure Switch 102N2
 Switch Selector Channel 3 Output
- 3. Engine Cutoff from Lox Pressure Switches:
 Inputs -- Lox Engine Cutoff Switch 115A48 No. 2
 Lox Engine Cutoff Switch 115A49 No. 4

Lox Engine Cutoff Switch 115A50 No. 5 Switch Selector Channel 8 Output Switch Selector Channel 9 Output

- 4. Engine Cutoff from Lox Level Sensors
 Inputs -- Lox Level Sensor No. 1 113A1
 Lox Level Sensor No. 2 118A2
 Switch Selector Channel 9 Output
- 5. Engine 3 Cutoff from Rough Combustion Y and Z Axis Inputs -- Engine 3 Rough Combustion Y Axis Engine 3 Rough Combustion Z Axis

TABLE 3-VIII A SUMMARY OF ALL ENGINE CUTOFF

CONDITION, "1" STATE LIST

Nodes	112
Legs	133
Buses	24
Coils	68
Contacts	110
Discretes In	24
Lights	32
Switches	8
Solenoids	15
Timers	12
Misc.	42
Total	580

LITE400A12DS 197R LITE40DA12DS 201R LITE40DA12DS 216R LITE40DA12DS 24R LITE40DA12DS 263R LITE40DA12DS 263R LEXENGCUTØFF SW115A46N81 LEXENGCUTØFF SW115A48N83	LØXENGCUTØFF SWI 15A49NØ4 LØXENGCUTØFF SWI 15A49NØ4 LØXENGCUTØFF SWI 15A50NØ5 PØSSWI 15A31ENG1FPV PØSSWI 15A41ENG1 LPV PWR SUPPL Y 353A1 PWR SUPPL Y 35AA1 PWR SUPPL Y 360A1 SØL ENG1 CØNT Y LY STØP	SØL ENG2CØNTVLVSTØP SØL ENG3CØNTVLVSTØP SØL ENG4CØNTVLVSTØP SØL ENG5CØNTVLVSTØP SØL ENØ1D115A22 SØL ENØ1D115A22 SØL ENØ1D115A24 SØL ENØ1D115A24 SØL ENØ1D115A24 SØL ENØ1D115A25 SØL ENØ1D115A25	S&LENBID115A94 SØLENBID115A95 SØLENBID115A96 STØPFIKINGCØMMAND STØPFIKINGCØMMAND TIMER115A4A1NØ2 TIMER115A4A1NØ2 TIMER115A4A2NØ1 TIMER115A4A2NØ1 TIMER115A4A3NØ1 TIMER115A4A3NØ1	IMERIIS 8446NB1 IMERIIS 846NB2 TIMERIIS 846NB2 TIMERS 15 847NB1 TIMERS 15 847NB2 TIMERS 15 841NB1BUT TIMERS 15 841NB1BUT TIMERII5 8441NB2BUT TIMERII5 8481NB1BUT TIMERII5 8481NB1BUT TIMERII5 8481NB1BUT TIMERII5 8481NB1BUT TIMERII5 8481NB1BUT TIMERII5 8480NB1BUT TIMERII5 8480NB1BUT
32701422 32701424 32701426 327011200 327011217 327011217 327011219	327011220 327011221 327011222 ENGCUTØFFCØMPLETE FLTCØMBMØN115A51UNITA FLTCØMBMØN115A51UNITG FLTCØMBMØN115A55UNITG FLTCØMBMØN115A52UNITA	FLTCWMBMRNII5A52UNITC FLTCWMBMRNII5A53UNITA FLTCWMBMRNII5A53UNITB FLTCWMBMRNII5A53UNITC FLTCWMBMRNII5A53UNITC FLTCWMBMRNII5A54UNITA FLTCWMBMRNII5A54UNITA FLTCWMBMRNII5A55UNITA FLTCWMBMRNII5A55UNITA FLTCWMBMRNII5A55UNITA FLTCWMBMRNII5A55UNITA LITE308A1D514G	LITE308AIDS35G LITE308AIDS36G LITE308AIDS97R LITE388A5DS9G LITE388A5DS9G LITE388A5DS1G LITE388A5DS1G LITE388A5DS1G LITE388A5DS11G	LITE388A6DS10W LITE400A12DS63W LITE400A12DS63W LITE400A12DS82G LITE400A12DS82G LITE400A12DS815W LITE400A12DS115W LITE400A12DS119W LITE400A12DS119W LITE400A12DS13R LITE400A12DS13R LITE400A12DS13A LITE400A12DS13A LITE400A12DS13AR LITE400A12DS170R
	CØIL5A4K371J2OPPSZ CØIL5A6K400J18AB CØIL5A6K401J17BSC CØIL5A6K403J17PPSJ CØIL5A6K403J17PPSZ CØIL5AK404J17PPSZ CØIL5AKK172J32JK CØIL5ATK359J14SBSC	CØ1L5ATK440J31PPSJ CØ1L5ATK440J32PPGG CØ1L5ATK440J32PPSJ CØ1L5ATK440J32PPSS CØ1L5ATK440J32PPSS CØ1L5ATK450J30SBSC CØ1L5ATK450J30SBSC CØ1L5ATK51LJ9PSJ CØ1L5ATK51LJ19AB CØ1L5ATK51LJ19PPSJ	C01L5A7K517J19PPSZ C01L5A7K518J19PPGG C01L5A7K524J4PPSS C01L5A7K525J4PPSZ C01L5A7K525J4PPGG C01L5A7K526J4PPGG C01L5A7K546J11PPSJ C01L5A7K546J12PPSJ C01L5A7K546J17U C01L5A7K546J17PSJ C01L5A7K546J17PSJ C01L5A7K546J17PSJ	C@MPUTERGR@UND 3270166 3270173 3270186 3270188 3270190 3270190 32701266 32701307 32701308 32701308
BUSNECIDZ BUSIL5AZA4IDCØM BUSIL5AZA5IDCØM BUSILOCØM BUSILOLO BUSILOLI BUSILOLI BUSILOLI BUSILOLI	BUS 1012 BUS 1020 BUS 1021 BUS 10210 BUS 10111 BUS 10119 BUS 10210 BUS 10211	BUSZIDIIO BUSZIDIIS BUSZIDIIS BUSZIDIIO BUSZIDIZO BUSZIDIZO BUSZIDIZO CØILIISA3AZKI4 CØILIISA3AZKZ4 CØILIISA3A9KIZ	CØILII5A3A9K15 CØILII5A3A9K22 CØILII5A3A9K23 CØILII5A3A9K25 CØILII5A3K1 CØILII5A3K2 CØILII5A3K3 CØILII5A3K4 CØILII5A3K4 CØILII5A3K5	C01L115A4K62 C01L115A4K63 C01L115A4K64 C01L115A4K71 C01L115A4K72 C01L115A4K74 C01L115A4K74 C01L115A4K74 C01L115A4K74 C01L115A4K76 C01L115A4K76 C01L1384AK15L20 LC01L384AK15L21 LC01L384AK17L21 C01L384AK17L21

32701339 STATE LIST "1" AFTER ENGINE CUTOFF FROM THRUST OK PRESSURE SWITCHES

2.3 INCORPORATING ENGINEERING CHANGES

- 2.3.1 Discrete Network Simulation of a hardware system is an analytical tool which has many applications. The logic model represents the actual hardware system. In a research and development program, the hardware is subject to a series of engineering changes based upon analysis and testing of the original design. If simulation is to be used effectively it must represent the latest hardware configuration. The value of DNS as an analytical tool is related to the ability to incorporate changes into the DNS model rapidly, accurately, and economically. The methods used to build the DNS model were designed to allow for subsequent incorporation of changes into the model. To incorporate a change in the DNS model, the following steps are required:
 - 1. Analyze the old and new schematics to define where the change affects the existing model and how this interface can be defined.
 - 2. Write the logic equations for the new networks required by the change.
 - 3. Prepare time-cards for all new variables introduced by the change.
 - 4. Insert the new equations and time-cards into the card deck that represents the logic model and remove the cards for all variables no longer present in the network.
 - 5. Prepare a new DT&C tape from the card deck. The new DT&C tape is then run with the DNS Preprocessor Program and the output tape from this program represents the new model ready for use with the Simulation Program.
- 2.3.2 To demonstrate this capability, a change was defined by the Quality and Reliability Assurance Laboratory for incorporation into the existing model of the S1C Engine Cutoff System.
 - 1. Sheet 37 of Drawing 60B55701, Revision A, gave a new circuit for the Engine No. 1, Thrust OK Pressure Switches. In the ESE, Schematics 616, 617, 618, 619, 619A, 619B and 620 were affected.
 - 2. At 1:00 p.m. on a Wednesday, the analysis and preparation of the new equations commenced. This effort continued until noon, Friday. This includes writing equations, keypunching, (equations and time-cards) and checking. All keypunching was accomplished by the analyst.
 - 3. Table 3-X summarized the results.

TABLE 3-X NEW EQUATIONS WRITTEN

Nodes	20
Legs	51
Relay Coils	7
Relay Contacts	13
Lights	4
DI's	3
Total	98
Total Cards	
Keypunched	347

- 4. Beginning at noon, Friday, the new cards were listed for reference and then inserted into the card deck representing the Engine Cutoff System. The cards for the equations describing the old circuit were removed.
- 5. The new deck (set of equations) was run with the DNS Down Translation and Culling (DT&C) program Friday afternoon. The output tape from the DT&C program was run with the DNS Preprocessor Program Friday evening. The output tape from the Preprocessor contains the new DNS model with the changes incorporated.
- 6. This total effort required two and one-quarter (2.25) men from noon, Wednesday, until Friday evening, or 20 working hours. The task could have been accomplished in one and one-half (1.5) days if trained keypunch support had been used.

3/COMPONENT MALFUNCTION SIMULATION

The insertion of component failures into the simulation was one of the first applications for DNS. The comparison of the normal with the failure provides the data for fault isolation. To demonstrate the insertion of malfunctions into the DNS model, the following runs were made.

With the complete model of the Engine Cutoff System, the inputs listed were used to establish the model in the "Power On" condition.

AAE = 1 at 20	Computer Enable
BSU = 1 at 30	Bus 1DCOM
BTE = 1 at 40	Bus 1D 119
AAC = 1 at 90	BATT 115A10 No. 1
AAD = 1 at 100	BATT 115A20 No. 2
AAG = 1 at 120	DC Power On Command

The complete state list for Power On is shown in Appendix F.

The normal operation of the system when Discrete Out 436, Start Engine No. 1 Control Valve, is energized, was selected as the configuration of the system against which component failure results would be compared. When Discrete Out (DO 436) was input into the simulation run, a new state "1" list was made, as shown in Appendix F and as summarized in Table 3-XI.

For the simulation from which the following state lists were made, the variable print option was used. This option allows only those variables that are desired to be shown in the printout. In these lists only Lights, DI's, DO's, and a few other selected variables were allowed to print. These include all the monitoring points that are available in this part of the system. Table 3-XII is a condensed "1" state list for the Power On configuration and it can be noted that there are 11 DI's and 14 Lights on this list.

TABLE 3-XI SUMMARY OF POWER ON, "1" STATE LIST

Variable	Power On Configuration	DO 436 Energized
Nodes	57	58
Legs	74	75
Buses	23	23
Coils	29 .	26
Contacts	39	42
Discrete In	13	14
Valves	0	4
Lights	14	15
Switches	0	4
Misc.	24	25
TOTAL	273	286

3.1 DIODE SHORTED

With the model in the Power On configuration, a diode, 115A3A4CR44S, was shorted to see the effect this would have on Engine Cutoff Network in a static checkout condition. The condensed state list for this condition is shown in Table 3-XIII. The number of Lights On increased from 14 to 38 and the number of DI's increased from 11 to 26. From this it can be seen that this diode is a critical item in the network.

3.2 RELAY CONTACT FAILURE

The condensed state list for the simulation of DO 436 is the basis of comparison for failure effects. The run was repeated, setting the contacts of a related coil, CONT5A7K440J32SQSR, to zero, a simulated failure. Table 3-XIV gives the condensed state list for the two runs. It can be seen that there is a definite difference in the two lists due to the failure of the contact.

TABLE 3-XII CONDENSED STATE LIST FOR POWER ON

COIL5A7K440J32PPSJ
CØNT5A7K440J32SMSN
CØNT5A7K440J32SQSR
3270197 •
327D1264
327DI266
32701307
327DI308
327DI337
327DI339
327DI423
327DI425
327DI427
327DI1200
327011212
327011222
LITE308A1DS14G
LITE308A1DS35G
LITE308A1DS36G
LITE388A5DS7W
LITE388A5DS14W
LITE388A6DS10W
LITE400A12DS63W
LITE400A12DS79W
LITE400A12DS81W
LITE400A12DS83W
LITE400A12DS115W
LITE40GA12DS117W
LITE400A12DS119W
LITE400A12DS121W

TABLE 3-XIII CONDENSED "1" STATE LIST WITH POWER ON AND DIODE 115A3A4CR44 SHORTED

CØIL5A7K440J32PPSJ	LITE308A1DS89R
CØNT5A7K440J32SMSN	LITE308A1DS90R
CØNT5A7K440J32SQSR	LITE308A1DS91R
DIØDEl15A3A4CR44S	LITE308A1DS92R
327DI64	LITE308A1DS97R
327DI73	LITE388A5DS6G
_327DI75	LITE388A5DS7W
3270177	LITE388A5DS9G
_327DI79	LITE388A5DS11G
327DI81	LITE388A5DS13G
<u> 327DI87 </u>	LITE388A5US14W
327DI88	LITE388A5DS15G
_327DI90	LITE388A6DS10W
327DI97	LITE400A12DS63W
_327DI264	LITE400A12DS79W
327DI 266	LITE400A12DS81W
<u> 327DI307 </u>	LITE400A12DS83W
327DI308	LITE400A12DS115W
32701337	LITE400A12DS117W
327DI339	LITE400A12DS119W
32701423	LITE400A12DS121W
327DI425	LITE400A12DS123R
<u>327DI427</u>	LITE400A12DS135R
327DI1200	LITE400A12DS140R
_327DI1212	LITE400A12DS154R
327011217	LIFE400A12DS17GR
327DI1218	LITE400A12DS171R
327DI1219	LITE400A12DS185R
327DI1220	LITE400A12DS201R
327DI1221	LITE40UA12DS202R
327DI1222	LITE400A12DS216R
LITE308A1DS14G	LITE400A12DS247R
LITE308AlDS35G	LITE400A12DS263R
LITE308AlDS36G	LITE400A12DS264R
LITE308AlDS88R	SØLENG1CØNTVLVSTØP

TABLE 3-XIV CONDENSED "1" STATE LISTS WITH DO 436 ENERGIZED AND CONT5A7K440J32SQSR FAILED

NORMAL

$\begin{array}{c} {\rm CONT5A7K440J32SQSR} \\ {\rm FAILED} \end{array}$

CØIL5A7K440J32PPSJ
CØIL5A7K447J31PPGG
CØNT5A7K440J32SMSN
CØNT5A7K440J32SQSR
CØNT5A7K447J31JJKK
3270197
32701265
32701267
327DI307
327ŪI308
32701336
327DI338
32701423
32701425
32701427
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
327DI 444
327DI1200
327DI1212
_327DI1222
327DØ436
_LITE308A1DS14G
LITE308A1DS35G
LITE308A1DS36G
LITE388A5DS7W
LITE388A5DS14W
LITE388A6DS10W
_LITE400A12DS63W
LITE40UA12DS79W
LITE400A12DS81W
LITE400A12DS83W
LITE400A12DS114G
LITE400A12DS116G
_LITE400A12DS118G
LITE400A12DS120G
LITE400A12DS122G
MAINFUELVLV1ENG1
MAINFUELVLV2ENG1
MAINLØXVLVNØ1ENG1
MAINLØXVLVNØ2ENG1
PØSSWMAINFUELVLV1ENG1
SØLENG1CØNTVLVSTART

CØIL5A7K440J32PPSJ
CØNT5A7K440J32SMSN
3270197
327DI264
327DI266
327DI307
327DI308
327DI337
327DI339
32701423
327DI425
327DI427
_327011200
327DI1212
_327DI1222
327DØ436
LITE308A1DS14G
LITE308AlDS35G
LITE308A1DS36G
LITE388A5DS7W
LITE388A5DS14W
LITE388A6DS1CW
LITE4CGA12DS63W
LITE400A12DS79W
LITE400A12DS81W
LITE400A12DS83W
_LITE400A12DS115W
LITE40GA12DS117W
LITE400A12DS119W
LITE400A12DS121W

3.3 RELAY COIL FAILURE

Table 3-XV compares the normal DO 436 state to the results of failing a coil, namely, COIL5A7K447J31PPGG. As in the previous run, there is a definite change due to the coil failure. However, a detailed comparison with Table 3-XIV shows that the malfunction results are the same and additional variables would have to be compared to differentiate between the two failures.

3.4 CONNECTOR PIN FAILURE

Table 3-XVI compares the normal DO 436 state to the results of failing a pin in a connector, PIN6A4J10S. This is the same as failing a complete leg of a circuit. Analysis will show that DI 444, Engine No. 1 Solenoid Start, and Light 400A12DS122G, are off. This is a limited but definite failure indication.

3.5 ENGINE NO. 1 START SOLENOID FAILURE

The effect of preventing the Start Solenoid, SOLENGICONTVLVSTART, from operating when DO 436 was input is shown in Table 3-XVII. While the number of activities is approximately the same, the indicators activated are different. There are eight DI's and six Lights that are different between the two runs. Notice, also, that the Main Lox and Fuel Valves did not activate.

3.6 MAIN FUEL VALVE POSITION SWITCH FAILURE

Simulation of checkout using DO 436 was repeated, while preventing Main Fuel Valve No. 1 Position Switch from activating, (a failure). Comparison of the condensed state lists, Table 3-XVIII, indicates that for the normal run, DI 336 and Light DS118E are on, while the position switch failure caused these two indicators to stay off, and DI 337 and Light DS119W to come on. These indicators are directly connected to the position switch and illustrate that the DNS model does represent the hardware.

TABLE 3-XV CONDENSED "1" STATE LISTS WITH DO 436 ENERGIZED AND COIL5A7K447J31PPGG FAILED

NORMAL

COIL5A7K447J31PPGG FAILED

	FAILED
CØIL5A7K44GJ32PPSJ	CØIL5A7K440J32PPSJ_
CØIL5A7K447J31PPGG	CØNT5A7K440J32SMSN
CØNT5A7K440J32SMSN	CUNT5A7K44QJ32SQSR_
CØNT5A7K440J32SQSR	3270197
CØNT5A7K447J31JJKK	327DI264
3270197	32701266
32701265	32701307
32701267	327DI 308
327DI307	32701337
32701308	327DI339
32701336	32701423
32701338	32701425
327DI423	327DI427
327DI425	327DI1200
327DI427	327011212
32701444	327011222
327DI120C	32700436
327011212	LITE308A1DS14G
327DI1222	LITE308A1DS35G
327DØ436	LITE308A1DS36G
LITE308A1DS14G	_LITE388A5DS7W
LITE308A1DS35G	LITE388A5DS14W
LITE308AlDS36G	LITE388A6DS10W
LITE388A5DS7W	LITE400A12DS63W
LITE388A5DS14W	LITE400A12DS79W
LITE388A6DS10W	LITE400A12DS81W
LITE400A12DS63W	LITE400A12DS83W
LITE40UA12DS79W	LITE400A12DS115W
LITE400A12DS81W	LITE40CA12DS117W
LITE400A12DS83W	LITE400A12DS119W
LITE400A12DS114G	LITE400A12DS121W
LITE400A12DS116G	
LITE400A12DS118G	
LITE400A12DS120G	
LITE400A12DS122G	
MAINFUELVLV1ENG1	
MAINFUELVLV2ENG1	
MAINLØXVLVNØ1ENG1	
MAINLØXVLVNØ2ENG1	
PØSSWMAINFUELVLV1ENG1	
SØLENG1CØNTVLVSTART	

TABLE 3-XVI CONDENSED "1" STATE LISTS WITH DO 436 ENERGIZED AND PIN6A4J10S FAILED

NORMAL	PIN6A4J10S
	FAILED
	1141111
CØIL5A7K440J32PPSJ	C01L5A7K440J32PPSJ
C@IL5A7K447J31PPGG	CZIL5A7K447J31PPGG
CØNT5A7K440J32SMSN	CONTSA7K440J32SMSN
CØNT5A7K440J32SQSR	CONT5A7K440J32SQSR
CØNT5A7K447J31JJKK	CØNT5A7K447J31JJKK
327DI97	3270197
32701265	327DI265
32701267	32701267
32701307	32701307
32701308	32701308
32701336	32701336
32701338	32701338
32701423	32701423
32701425	32701425
32701427	32701427
32701444	327DI1200
327011200	_327DI1212
327011212	327DI1222
327DI1222	32700436
327DØ436	LITE308A1DS14G
LITE308AlDS14G	LITE308A1DS35G
LITE308A1DS35G	LITE308A1DS36G
LITE308A1DS36G	LITE388A5DS7W
LITE388A5DS7W	LITE388A5DS14W
_LITE388A5DS14W	LITE388A6DS10W
LITE388A6DS10W	LITE400A12DS63W
LITE400A12DS63W	LITE400A12DS79W
LITE40UA12US79W	LITE4GOA12DS81W
LITE400A12DS81W	<u>LITE400A12DS83W</u>
LITE400A12DS83W	LITE400A12DS114G
LITE400A12DS114G	LITE40CA12DS116G
LITE400A12DS116G	LITE400A12DS118G
LITE40UA12DS118G	LITE400A12DS120G
LITE40UA12DS120G	MAINFUELVLV1ENG1
LITE400A12DS122G	MAINFUELVLV2ENG1
MAINFUELVLV1ENG1	MAINLØXVLVNØ1ENG1
MAINFUELVLV2ENG1	MAINLØXVLVNØ2ENG1
MAINLØXVLVNØ1ENG1	PØSSWMAINFUELVLV1ENG1
MAINLØXVLVNØ2ENG1	SØLENGICØNTVLVSTART
PØSSWMAINFUELVLV1ENG1	
SØLENG1CØNTVLVSTART	

TABLE 3-XVII CONDENSED "1" STATE LISTS WITH DO 436 ENERGIZED AND SOLENG1CONTVLVSTART FAILED

NORMAL

SØLENG1CØNTVLVSTART

SOLENG1CONTVLVSTART FAILED

	FAILED
CØIL5A7K440J32PPSJ	_ CØIL5A7K440J32PPSJ
CØIL5A7K447J31PPGG	CZIL5A7K447J31PPGG
CØNT5A7K440J32SMSN	C2NT5A7K440J32SMSN
CØNT5A7K440J32SQSR	CØNT5A7K440J32SQSR
CØNT5A7K447J31JJKK	C2NT5A7K447J31JJKK
327DI97	3270197
327DI265	32701264
32701267	32701266
_327DI307	32701307
32701308	327DI308
32701336	<u>3270I337</u>
327DI338	327DI339
32701423	32701423
32701425	327DI425
327DI427	_32701427
32701444	327DI444
327011200	<u> 327011260</u>
327DI1212	327011212
_327DI1222	_327DI1222
327DØ436	32700436
LITE308AlDS14G	LITE308A1DS14G
LITE308A1DS35G	LITE308AlDS35G
LITE308A1DS36G	LITE308A1DS36G
LITE388A5DS7W	LITE388A5DS7W
LITE388A5DS14W	_LITE388A5DS14W
LITE388A6DS10W	LITE388A6DS10W
LITE400A12DS63W	_LITE400A12DS63W
LITE40UA12DS79W	LITE40GA12DS79W
LITE400A12DS81W	LITE400A12DS81W
LITE400A12DS83W	LITE400A12DS83W
LITE400A12DS114G	_LITE400A12DS115W
LITE400A12DS116G	LITE400A12DS117W
LITE400A12DS118G	_LITE400Al2DSl19W
LITE400A12DS120G	LITE400Al2DS121W
LITE400A12DS122G	LITE400A12DS122G
MAINFUELVLV1ENG1	
_MAINFUELVLV2ENG1	
MAINLØXVLVNØ1ENG1	
MAINLØXVLVNØ2ENG1	
PØSSWMAINFUELVLV1ENG1	

TABLE 3-XVIII CONDENSED "1" STATE LIST WITH DO 436 ENERGIZED AND POSSWMAINFUELVLV1ENG1 FAILED

NORMAL

SØLENG1CØNTVLVSTART

POSSWMAINFUELVLV1ENG1 FAILED

CØIL5A7K440J32PPSJ	CUIL5A7K440J32PPSJ
CØIL5A7K447J31PPGG	CØIL5A7K447J31PPGG
CØNT5A7K440J32SMSN	CØNT5A7K440J32SMSN
CØNT5A7K440J32SQSR	CØNT5A7K440J32SQSR
CØNT5A7K447J31JJKK	CONT5A7K447J31JJKK
327DI97	327DI97
327DI265	3270I265
32701267	32701267
32701307	_327DI307
32701308	327DI308
327DI336	32701337
32701338	32 7 D I 338
32701423	327DI423
32701425	327DI425
32701427	32701427
32701444	327DI444
327011200	_327DI1200
327011212	327DI1212
327011222	_327011222
327DØ436	327DØ436
LITE308A1DS14G	_LITE308A1DS14G
LITE308A1DS35G	LITE308AlDS35G
LITE308A1DS36G	LITE30BALDS36G
LITE388A5DS7W	LITE388A5DS7W
LITE388A5DS14W	LITE388A5DS14W
LITE388A6DS10W	LITE388A6D\$10W
LITE400A12DS63W	LITE400A12DS63W
LITE40UA12DS79W	LITE400A12DS-79W
LITE400A12DS81W	LITE400A12DS81W
LITE400A12DS83W	LITE400A12DS83W
LITE400A12DS114G	LITE400A12DS114G
LITE400A12DS116G	LITE400A12DS116G
LITE400A12DS118G	LITE40GA12DS119W
LITE400A12DS120G	LITE400A12DS120G
LITE400A12DS122G	LITE400A12DS122G
MAINFUELVLV1ENG1	MAINFUELVLV1ENG1
MAINFUELVLV2ENG1	MAINFUELVLV2ENG1
MAINLØXVLVNØ1ENG1	MAINLØXVLVNØ1ENG1
MAINLØXVLVNØ2ENG1	MAINLØXVLVNØ2ENG1
PØSSWMAINFUELVLV1ENG1	SØLENG1CØNTVLVSTART

4/APPLICATIONS FOR DISCRETE NETWORK SIMULATION

Once the logic model for a hardware system has been built and verified with the Simulation Program as representing the hardware, there are many applications for DNS. Inserting components malfunctions into the simulation and comparing outputs is one of many. DNS applications should be tailored to the objective of the study undertaken. The following examples are possible representative DNS applications for the Saturn Program.

4.1 LOGIC DISPLAY

The DNS Programs have the potential capability of drawing out a display in single line format of any circuit of the model. This feature, coupled with the automatic malfunction analysis (AMA), could rapidly provide an exact pictorial display of each circuit in the model that will affect a fault isolated by the AMA. This would provide the necessary documentation to analyze the problem and allow corrective action to be taken without reference to all the necessary schematics.

4.1.1 As an example: If DO 437 (Engine Stop Command) was initiated and a failure was indicated when DI 15 remained in its initial state of "0," research of at least two ESE schematics and one airborne schematic would be required.

The DNS display could produce an uncluttered schematic in two formats. One is in the original format, but with all unnecessary circuitry removed as illustrated in Figure 3-7, and the other is in a simplified format as illustrated in Figure 3-8. The simplified format could be expanded to include pins and plugs as desired. In Figure 3-8 only those pins and plugs are shown that are essential to accomplish circuit checks.




Figure 3-7. Example of composite reproduction of schematics from DNS Programs.

2

9

2

P

GENERAL DYNAMICS | ASTRONAUTICS




Figure 3-8. Example of simplified schematic from DNS Programs.

4.2 TEST PROCEDURE CHECKING

Test Procedures are normally generated by the design group for a given network. Checkout begins with the sub-system test at the lowest possible level. In many cases the procedure is to activate a single input (Discrete Output, DO) and then check the network operation. When using ATOLL procedures, the anticipated state of the Discrete Inputs (DI's) is loaded into the computer memory and a scan is initiated to check that the DI's do agree with their anticipated state. The listing of the anticipated state of the DI's for a given test is done by the test procedure writer and/or the design engineer. The accuracy of the DI list can be checked, or the information generated by use of the DNS model. One can simulate the results of the checkout procedure by inserting the DO command into the model and listing the status of the DI's on the output. The list of DI's for each DO input can be compared to the checkout procedure prior to the first time the hardware is operated.

4.3 DIGITAL EVENTS EVALUATOR PREDICTION ANALYSIS

The Digital Events Evaluator (DEE-3) records on tape and prints out a history of all the DI's on the stage and in the ESE during any checkout operation. The analysis of the DI activities is a part of the post test analysis. Any unexpected results may indicate faulty operation of a component during the checkout operation. However, during the early part of a program there is no reference data to compare the printout of the DI's on DEE system, too. After running the model in the same mode as the various checkout procedures, the printout of the DI's states in the DNS model can be condensed and tabulated and used as a reference for checking the actual activities of the stage and ESE during checkout. If the number of tests or length of tests are excessive, both the DNS and DEE-3 output can be modified and recorded on tape. The analysis could then be performed by a computer in the checkout complex for future programs.

4.4 AUTOMATED MALFUNCTION ANALYSIS

As discussed in Chapter 3, the insertions of component malfunctions into the DNS model produces data which is then compared to the normal system operation and summary information prepared. Additional studies of this technique have indicated that: (1) very large quantities of data are produced which must be digested and condensed, and, (2) for a large model the number of possible malfunctions and time parameters which must be analyzed makes the required computer time a prohibited factor for a complete analysis. This then requires engineering judgment to select the type of malfunction analysis to be performed.

4.4.1 If malfunction analysis is to be used in support of checkout for launch operations, the analysis must be related to the system status data immediately available.

For the checkout the status of the Discrete Inputs into the checkout computer gives an accurate representation of the system status. These DI's, in conjunction with the checkout program and program step number, will completely define the status of the stage under test, including the normal state of all the DI signals. Automatic Malfunction Analysis allows one to generate the following information: If during any phase of the operation, a DI indicates an abnormal condition, either "Off" when it should be "On" or "On" when it should be "Off," the analysis will list all single component failures or malfunctions that could cause the DI to be in an abnormal condition. This information can be generated by the additional programs developed to work in conjunction with the DNS Simulation Program. Feasibility studies have been accomplished and the pre-design of this program has already been completed.

4.4.2 As an example: One output option from the Simulation Program generates a complete state list of all variables in the model every time any variable changes state.

CHECKOUT PROGRAM D15-11211
STEP NO. 021025
FROM A DNS OUTPUT A HYPOTHETICAL
NORMAL STATE LIST WOULD BE

DI 963 = 0A = 0
B = 1
C = 0
D = 1
E = 0
F = 0

The equation for DI 963 is:

DI963 =
$$(A * B) + (B * C * D) + E * F$$
 (1)
 $(0 = (0 * 1) + (1 * 0 * 1) + 0 * 0)$

If the question is now asked: The normal state of DI963 is "0." What abnormal condition (failure) could cause DI963 to have an abnormal indication, "1?" By inspection it can seem that if "A" or "C" equals "1" it will cause DI963 to become a "1."

This same analysis must then be conducted on "A" and "C" and continued through the complete network. In this way a complete failure mode analysis can be conducted for the total system, based on the monitoring points available during checkout. There are similarities in the checkout procedures and many of the sub-systems

do not change state during a large portion of the procedures. Therefore, complete malfunction analysis can be made using this technique in a relatively few number of computer hours.

4.4.3 The Automatic Malfunction Analysis and the condensing of the results into a format that can be used during stage checkout can be performed by the IBM 7094 computer by developing additional programs to work with the DNS Programs. In this way, complete malfunction isolation analysis can be made using the DNS model. One way to use the data generated by AMA would be to condense and store all the analysis on magnetic tape. This data would be correlated to the Discrete Input pattern that exists for each test program.

One of the computers available at or near checkout complex could scan the actual status of the DI's in the checkout computer and search the information stored on tape for the DI pattern that matches the actual DI status in the checkout computer. The additional data on the tape would then list or display the possible causes of the indicated malfunction.

APPENDICES

Appendix A	DNS Down Translation and Culling Program listing for S-IC Engine Cutoff System logic model.
Appendix B	DNS Preprocessor listing of logic equations, and Time Parameters.
Appendix C	DNS Preprocessor Editor Program listing for logic model.
Appendix D	DNS Simulation Program listing, Engines Running Condition.
Appendix E	DNS Simulation Program listing, Engine Cutoff.
Appendix F	DNS Simulation Program listing, Insertion of Component Malfunctions into S-IC Engine Cutoff System Model.

NOTE

Due to the specialized content and volume of the Appendices, only two copies were produced.

Copy One has been transmitted to: MSFC-R-QUAL-PS, Attention James H. Newton.

Copy Two will be maintained by: General Dynamics/Convair, Suite 115, Holiday Office Center, Huntsville, Alabama.